A technique has been developed which uses the scanning electron microscope in the electron-beam-induced-current mode to delineate latch-up paths in integrated circuits. It is rapid, easy to use, and requires no special sample preparation. The technique is discussed and applied to simple circuits for easy verification of its accuracy. Results on more complicated circuits are then presented. On some complex parts (1K-bit RAMS) multiple latch paths were found which could be active simultaneously and which depended on the history or internal state of the device.
Introduction
Four layer parasitic SCR paths exist in bulk CMOS integrated circuits. In normal operation, these parasitic paths are in the blocking or "off" state; however, they can be activated by transient ionizing radiation, over-voltage stress, or other means and prevent functional operation of the circuit or lead to its destruction. This latch-up condition in present bulk CMOS ICs can be prevented by processing techniques such as lifetime control (gold doping' and neutron irradiation2) or the use of expitaxial substrates3, or by design layout techniques. In order to employ design solutions it is necessary to locate and analyze the latch-up path in a given design; this analysis is complicated by the enormous number of possible paths present. Prevention of latch-up is presently accomplished through processing techniques. These were easily found and proved to be effective generic solutions. The determination of actual latch paths has not been necessary.
However, future small geometry circuits may prove immune to some processing techniques for latch-up prevention. Thus the use of design layout solutions may become necessary to achieve latch-up control. This will require a practical technique for experimentally determining the latch-up paths in a design so that the layout can be corrected. Such a technique would also be useful for insuring that processing solutions are based on the worst case latch path -e.g., if processing techniques are employed to reduce the effective beta product of the parasitic bipolar transistors to less than one, a latch-up path detection technique would guarantee that indeed the worst case parasitic transistors are considered.
We present here a technique using the scanning electron microscope (SEM), in the electron-beam-induced current (EBIC) mode to delineate latch-up paths in integrated circuits. The technique uses standard commercially available equipment, requires no special sample preparation, and is relatively easy to use on a wide range of circuits.
Experimental Procedure Figure 1 schematically illustrates the latch-up path one might find in a typical CMOS integrated circuit. In Figure 1 (a), is a cross-section showing the parasitic vertical npn and parasitic lateral pnp transistors which make up the four layer pnpn structure. Figure 1 (b) is a plan view of a section of a hypothetical layout pointing out the region most likely to latch from geometrical considerations. In normal circuit operation very little current flows along this path since the p-well/substrate junction is reverse biased and the parasitic transistors are inactive. In the latched condition, large current can flow along this path and all three junctions can become forward biased; the potential and carrier distributions around the junctions not involved in the latch are very different from those in the path.
In the EBIC mode of operation of the SEM, the current produced by the collection and separation of the electron-beam-generated electron hole pairs in the space charge regions of the device is measured and used to form an image. Since the collection of these carriers is dependent on the width of the space charge region (and thus junction potential) and on the minority carrier diffusion lengths (and thus minority carrier lifetimes which depends on majority carrier concentration), anything that alters the depletion layer width or carrier concentrations will affect the collection efficiency. In particular, in a latch condition the junctions involved in the latch will be biased differently from those which are not and high An interesting phenomenon observed in 1K-bit RAMs was that multiple latch paths which could be activated simultaneously were common. Figure 9 (a) shows the electrical characteristics of a 1K-bit RAM latched by overvoltage stress with all inputs at the VDD potential. Several distinct SCR characteristics are evident. Figure 9 (b) is the superimposed secondary electron and EBIC images of the same chip when latched at 5OmA. Several areas of the device show up as being involved in the latch. The predominant latch paths are found in the peripheral circuitry. The brightest area at the upper right is in the circuitry associated with the chip enable input, that at the lower right is in the write enable circuitry, and the spots across the top and at the lower left are associated with address inputs. Again, these are likely latch-up paths one might expect from the design layout. These latched areas were not always consistent from device to device or even for one device if it was taken out of latch and relatched. The change in latch-up areas seemed to correlate with changes in the electrical characteristics of the latch, demonstrating that indeed different paths were active. The fact that the preferred latch paths were not consistent could indicate that the latch-up path active at a given time might depend on the internal state of the device prior to latch. The other possibility for this inconsistency is that the interaction of the electron beam with the device might alter the preferred paths. The dose rate delivered to the device by the beam is of the order of 100 rads (Si)/sec for the conditions used. Many of the devices tested were radiation hardened to total dose levels much higher than those received by the devices between the times when changes in latch paths were noted. Therefore, the dose received by the devices is unlikely to mode to form an image of the areas of a circuit involved in a latch. The latched areas show up as the brightest parts of the image and are thus easily identified. The technique was first verified on a simple CD4007 circuit where the latch paths were known by independent means, and then applied to more complex devices. On some circuits, one or two definite latch paths were identified; on a more complex circuit (a lK-bit RAM) multiple latch paths were found which could be activated simultaneously and which depended on the history or internal state of the device. 
